At-Speed Distributed Functional Testing to Detect Logic and Delay
By A Mystery Man Writer
![](https://csdl-images.ieeecomputer.org/trans/tc/2014/03/figures/ttc2014030703t3.gif)
![](https://d2908q01vomqb2.cloudfront.net/da4b9237bacccdf19c0760cab7aec4a8359010b0/2021/04/01/cloudfront-functions-where.png)
Introducing CloudFront Functions – Run Your Code at the Edge with
![](https://media.springernature.com/m685/springer-static/image/art%3A10.1007%2Fs10836-017-5646-0/MediaObjects/10836_2017_5646_Fig3_HTML.gif)
Link Testing: a Survey of Current Trends in Network on Chip
![](https://csdl-images.ieeecomputer.org/trans/si/2021/05/figures/bhowm.t1-3059662.gif)
Dugdugi: An Optimal Fault Addressing Scheme for Octagon-Like On-Chip Communication Networks
![](https://csdl-images.ieeecomputer.org/trans/tc/2014/03/figures/ttc201403070312.gif)
At-Speed Distributed Functional Testing to Detect Logic and Delay
![](https://www.analog.com/en/_/media/images/analog-dialogue/en/volume-55/number-4/articles/the-easy-steps-to-calculate-sampling-clock-jitter-for-isolated-precision-high-speed-daqs/386768-fig-06.jpg?w=900&rev=4c157dc85d6e47a183060aca59cfe591)
The Easy Steps to Calculate Sampling Clock Jitter for Isolated
![](https://www.researchgate.net/publication/221203080/figure/fig1/AS:340484808560647@1458189312643/Simulated-Waveform-for-On-Line-Delay-Testing.png)
Simulated Waveform for On-Line Delay Testing
![](https://www.researchgate.net/profile/Desislava-Ivanova-8/publication/304024632/figure/fig4/AS:373920340430848@1466160964032/a-Latency-vs-offered-load-Fig-4-b-Throughput-vs-offered-load_Q320.jpg)
PDF) Performance Evaluation of NoC for Homogeneous MPSoC with OMNeT++
![](https://ars.els-cdn.com/content/image/1-s2.0-S0167926018302591-gr1.jpg)
Testing aware dynamic mapping for path-centric network-on-chip test - ScienceDirect
![](http://ece-research.unm.edu/jimp/vlsi_test/slides/html/delay_faults1-3.gif)
Delay Faults